Abstract
Introduction
Behavioural modelling is nowadays widely used for the design of digital systems. The model, typically coded using the IEEE standard language VHDL, is created either by using a high-level specification tool or by manual coding. The design flow can be top-down; after thorough simulation and testing, the models are used for documentation purposes, as specifications for circuit designers and -with some restriction -also as input to automatic synthesis systems [ 
11.
As high-performance analogue and mixed analogue/digital design is very knowledge-intensive, a full automatic top-down approach is very ambitious [2] . Therefore, a meet-in-the-middle strategy can be helpful: specialists create behavioural macro-models of existing functional blocks, accompanied by sets of implemenrationdependent parameters. which can then be used by less experienced users through high-level selection and specification tools.
Behavioural modelling has to be introduced into analogue design at various levels of abstraction: at system level and in both top-down or bottom-up approaches. a) At system level, a behavioural model serves as a specification. The model contains an extemal view of the system (pins, parameters) and describes the desired intemal functionality. . The model will serve as documentation, hiding the designer's know-how, and, hopefully, allow faster simulation. Behavioural models and the corresponding electrical diagrams then constitute design libraries that are integrated in some surrounding development environment. Models can be used in the design process with the guarantee that a corresponding electrical topology is known: the circuit is realizable in the limits of extracted parameters. c) In the classical top-down approach in system design, specification refinement is done in a hierarchical way [4] . At each level, sub-blocks can be modelled in order to perform system-level simulation. When a sub-block matches an item included in the design libraries, it can be replaced by its schematic counterpart. At that time, behavioural and structural blocks are simulated together; the schema can be sized in order to optimally meet system specifications. Some help should be provided to the user in the selection of the appropriate model according to his specification. An analogue or system synthesis environment could be used to perform this selection task [5] .
The scope of this paper is limited to a modelling method for the generation of behavioural models of analogue hardware, which can be applied in any of the three situations listed above. First, the method is globally introduced. It includes a graphical description of the functionality to be modelled, which will hopefully provide independence of the final modelling language (section 3). A correspondence between this graphical representation and available modelling languages is necessary for code generation (section 4). Finally, the results are presented in section 5. 
Global definition
The requirements for a new model are first listed in a textual form: primary characteristics (transfer function, output impedance, etc.) and second order effects (polarization current, PSRR, etc.). According to this specification, an interface is defined in the form of a list of pins and parameters. A graphical symbol, the interface and the list of characteristics constitute the definition card, a first view of the model.
Functionality description
The intemal behaviour is then graphically formalizzd. Symbols, each of which stands for an analytical function, are interconnected using an existing schematic entry tool. This second view of the model, thefunctional diagram, gathers information on the specified behaviour and on the foreseen code structure.
Code generation and simulation
Each graphical element corresponds to a piece of generic HDL code. The complete model code can therefore be derived from the functional diagram by concatenation of the different segments. After compilation, the model is embedded in a test environment and simulations are performed in order to compare the actual behaviour with the specifications given in the definition card. Since no standard AHDL (Analogue Hardware Description Language) is available yet, ANACAD's ELDO-FAS language is used. Nevertheless, the graphical elements defined are general enough -starting from the same functional diagram -for various HDLs to be supported.
Model check

Using a flexible, automatic characterization tool [8],
[SI, the validity of the behavioural model generated can be verified. In order to do this, the characterization tool will surround the model with some extraction rigs and perfom many analogue simulation runs in order to extract the model instance parameters. If the model runs correctly, the values extracted should match the ones assigned to the input parameters.
This method can also be used to determine the range of validity of models.
Graphical description
A formalism has been developed in order to represent graphically the behaviour of various analogue systems. The basic elements will be described fust, followed by the connection possibilities and by some typical constructs.
Graphical Building Symbols
Graphical Building Symbols (GBS) are the primary elements of the formalism, each of which representing an elementary behaviour. They consist of an icon that symbolizes its functionality and of ports used to connect symbols together. Nets are formed, that correspond to signals.
GBS have a set of properties that allows dimensioning of the model and that matches the parameters given in the definition card. Three main categories can be defined: interface elements, functional elements and mathematical elements. They are described in details below. Moreover, GBS can be hierarchical. a) Interface elements allow the model to communicate with the outside world (additional circuitry, user, simulator).
Behavioural models are written in description languages that deal with variables of different types (real, integer, boolean, etc.) but not directly with physical quantities, like most electrical simulators do. Therefore, particular elements are necessary to convert an input quantity into a mathematical entity and, conversely, a calculated result into an output quantity.
A two port pin symbol represents any bi-directional pin of a system (electrical pin, motor axle) while conversion symbols bind that pin to the inside of the model. It is possible to read a quantity on a pin (e.g. 
Connection editing
An existing schematic entry tool is used to draw diagrams using the GBS defined before. However, some rules exist for the interconnection of the symbols' ports:
Internal variables may still carry information about specific physical quantities, it is important, thus, to apply mathematical operators on signals in a meaningful way. Oil and water will not mix.
Some ports consume signals (input ports of a symbol) while some other deliver signals (output ports). A /* L i n i t a t ion */ V * + /* Elenent */ -e A -'%-+I net must be bound to one and only one output port.
Once a diagram has been edited, a consistency test can be performed.
Basic functional constructs
Some basic functional groups can be defined. They are common to many models and hence allow easy re-use of code. In the current subsection, constructs used in analogue electronic design are presented. While the first and the second blocks (input and output stages) represent Ohm's law, the third one (power supply) is an expression of Kirchhofs law on currents. The last one (slew-rate) is more analytical, not bound to a classical electrical law.
An input stage contains one pin, interface elements and an input impedance (Rin, Cin). The voltage is read on the pin, a current is then imposed according to Ohm's law. (Figure 2 ). Finally, a variable is delivered representing the voltage on the input pin. The currents on the other pins are computed by drawing the balance sheet of all the currents in the model:
-All the currents that flow out of the model (except through VSS) originate at VDD.
-All the currents that flow into the model (except The slew-rate effect was also modelled. The desired slope of the signal is calculated by dividing the difference between the current value of the signal and its last value by the current time step of the simulation engine. This slope is limited by a maximum rise rate and a maximum fall rate determined by the parameters of the block. The output value is then evaluated according to the computed slope (figure 5).
Figure 5: Slew-rate functional diagram Note: models are simulated using electrical simulators which are time-discrete systems with variable time intervals. A variable delay element (duration: 1 current time step) is introduced in order to get the last computed value of a signal. In the present example, a calculated increase is added to the last value of the output signal.
Principles of code generation
In the past section, a general modelling method, including a graphical description set, was discussed. The purpose of this method was to offer comfortable modellhg facilities and to ensure model portability and independence of HDLs. The present section deals with the implementation of the model in the form of code. A method is presented for the generation of a complete code file based on a functional diagram and elementary code segments. A detailed example illustrates the approach.
Method
For the translation of a functional diagram into HDL, a set of elementary generic code segments is necessary, each code segment corresponding to a graphical building symbol (GBS).
The translation process includes the following steps:
The code segments are collected according to the GB S instances to be found in the design. Property values are introduced.
Information is organized according to the syntax of the language.
In order to prevent simulation problems, code segments are ordered with respect to the orientation of the mows in the functional diagram.
Connection information extracted from the functional diagram is added in the model code.
Example
As an example, ELDO-FAS code is generated for the input stage presented in section 3.
A FAS model consist of a title, a declaration part, an initialization part and a body, which can again be split into different parts depending on the analysis mode [lo] . The elementary code segments are built the same way except for the title. Generic names are used for the variables. First, generic code elements corresponding to the symbols present in figure 2 are listed. Declaration part and initialization part are basic and therefore not shown.
Voltage probe: 
Results and future work
Several models have already been written in ELDO-FAS using our method. As an example, the model of a triggered comparator is shown. It includes a differential input stage, a fully balanced output stage with currentlimitation, a complete power-supply and an extra input for the suobe signal. The slew-rate is also modelled. The corresponding functional diagram is given in figure 6. presented in section4. The generation of models in standard VHDL-A or similar language will be of great interest when a compiler and a simulator are available. A second direction of research is the realization of a set of models that, through their respective parameter sets, match existing blocks of hardware, and the integration of these models into an analogue design framework.
Conclusions
The subject of behavioural analogue modelling using a graphical representation has been introduced. A general modelling method has been presented that allows nonexperts to develop models. Three representations are used: the definition card, the functional diagram and the final model code. After a definition phase, the functionality is described graphically and then translated into code. A graphical description kit and a method for the generation of HDL code were described in detail.
The positive echo this work received from potential industrial users is promising and encourages us to continue in this challenging research.
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